

Isolation interface with capacitive barrier and
method for transmitting a signal by means of such isolation interface

The present invention relates to an isolation interface with a capacitive barrier comprising, at the input end of the capacitive barrier, an input circuit with differential outputs for a first and a second logical output signals that are complementary to one another and are replicas of a transmitted input signal, and a first and a second barrier capacitors for the first and the second logical signals, respectively, and, at the output end of the capacitive barrier, an output circuit with inputs for a first and a second logical signal transmitted across the capacitive barrier, the said output circuit comprising a first and a second voltage comparators. The present invention also relates to a method for transmitting a signal by means of such isolation interface.

An isolation interface renders possible data transmitting, normally in the digital form, between two or several circuits having separate supplying voltage sources. Since these circuits have no common mass connection, between them a voltage difference results, which may attain even a value of several kilovolts and may vary very fast so that the voltage difference variation rate attains the order of magnitude of $10 \text{ kV}/\mu\text{s}$.

In isolation interfaces the transient electrical currents between circuits are inhibited by means based on different physical principles.

The most common one is an optical isolation interface. An input circuit light emitting diode transforms an electrical signal into light pulses that are transformed by an output bipolar transistor back into an electrical signal. Except in the high-price range, the optical isolation interface makes possible only a relatively low data transmission rate

on the level of several megahertz and the current consumption of said elements thereof is rather high.

A fast acceptance has been gained by an interface with a magnetic coupling between a magnetic loop and a magnetic field sensor. The magnetic unit can be advantageously fabricated on a single substrate for an integrated circuit; the magnetic loop is a conductive track that is, through a silicon dioxide, separated from the elements that are connected to another voltage supply; the magnetic field sensor is a magneto-resistor. A data transmission at a rate up to 50 MHz is made possible. When appropriately constructed, its current consumption is lower than that of an optical isolation interface. However, it is fabricated according to a relatively pretentious technology since the magneto-resistor is added to the integrated circuit in demanding and high-cost technological steps.

There are also known isolation interfaces using a capacitive coupling. In a basic embodiment two opposite-in-phase digital output signals $U_{10\pm}$, being replicas of a transmitted input signal U_i , of an input circuit $A1'$ are conducted to a first plate of either barrier capacitor $C'\pm$ (Fig. 1). From their second plate digital input signals $U_{2i\pm}$ are conducted to an output circuit $A2'$, at whose output a transmitted output signal U_{out} appears. The high and low potential of a supplying voltage source for the input circuit $A1'$ are U_{1+} and U_{1-} , respectively, as well as U_{2+} and U_{2-} , respectively, for the output circuit $A2'$. A second plate of either barrier capacitor $C'\pm$ is through a capacitor $C''\pm$ as well as through a resistor $R'\pm$, each of said connections representing a voltage divider, namely the first one for a time varying signal and the second one for a direct voltage signal, connected to a common potential of the supplying voltage source for the output circuit $A2'$. The time development of the input signal voltage U_i with regard to the said common potential is represented in a first window of Fig. 2; at $t = 90$ ns the potential difference between the supplying source for the first circuit $A1'$ and the supplying source for the second circuit $A2'$, resulting in a voltage on the

capacitors $C'+$ and $C' -$, started to grow and reached the 50 V level. By a full line and a dashed line in a second and third window of Fig. 2 there are represented time developments of the opposite-in-phase digital signals $U_{1o\pm}$ and $U_{2i\pm}$. In a fourth window of Fig. 2, however, the transmitted output signal U_{out} is represented, whose frequency is equal to the frequency of the input signal U_i . Direct and low-frequency potential differences are limited in magnitude only by the break-down strength of the capacitors $C'+$ and $C' -$. The resistors $R'\pm$ ensure that, as regards the magnitude, also at low frequencies the input signals $U_{2i\pm}$ are always within the range of allowed input voltages for voltage comparators in the circuit $A2'$. In numerous applications, however, the described interface must also function under fast variations of the potential difference between the supplying source of the first circuit $A1'$ and the supplying source of the second circuit $A2'$. The necessary lowering of the high-frequency signals $U_{2i\pm}$ is reached by an appropriate ratio of the capacitances of the capacitors $C'+$, $C''+$ and $C' -$, $C'' -$, respectively. This ratio must be 1:500 if the described interface should manage a voltage difference of 1 kV at a tolerated input voltage of 2 V for the voltage comparator. Such ratio, however, also lowers the amplitude of the signal replicas $U_{2i\pm}$ of the input signal U_i at the input to the circuit $A2'$ to only a few millivolts. Hereby the signal transmission rate is retarded or even made impossible because the signal amplitudes are already in the range of characteristic offset voltages of a voltage comparator. Hence, if the insensitivity to a fast variation of the potential difference between the two supplying sources is ensured by the described interface it is not possible at the same time to ensure the fastest possible data transmission.

In the patent US 4,835,486 there is actually disclosed an interface provided with a capacitive coupling suitable for to a digital signal transmission up to the frequency of 1.5 MHz. A differentiating unit at the capacitive barrier is used, however, the time constant of the differentiating unit is 9 ns. So the time constant is longer than the characteristic time of variations of a signal replica at the output of a first circuit in

front of the capacitive barrier and therefore the amplitude of the signal replica has to be limited by a diode limiter at an input of a circuit behind the capacitive barrier. Further, an input amplifier in the circuit behind the capacitive barrier transforms the signal pair into one single signal. Hereby the pulse width is additionally distorted since a complete symmetry in the amplifier output signal variation can never be provided for.

In the isolation interface with the capacitive coupling a limitation is immanent that no non-varying-in-time information can be transmitted thereby because of the capacitive barrier. Therefore after a switching-on or, when for a long time no change of the output signal of the circuit at the input end of the capacitive barrier has taken place, after a first change in the logical state of the output signal of the circuit at the output end of the capacitive barrier, the signal at the output end of the capacitive barrier is put into the right logical state, that is into the logical state of the said output signal.

Consequently, the technical problem to be solved by the present invention is to find such a low price interface with a capacitive barrier and a method for transmitting a signal by means of such an isolation interface that between circuits at the input end and at the output end of the capacitive barrier even the fastest data transmission will be made possible, whereat

in the circuit at the input end a signal will be formed which will be the most appropriate input signal for the circuit at the output end and
the transmission will be insensitive to a very fast variation of the electrical potential difference, even in the range of $10 \text{ kV}/\mu\text{s}$, between the supplies of the said input and output circuits,

and at the same time the isolation interface with the capacitive barrier should be completed so that

the receiving circuit will pass to the right logical state immediately after its switching-on and

it will stay in the right state also when for a long time no change of the output signal of the circuit at the input end of the capacitive barrier has taken place.

The said technical problem is solved by an isolation interface with a capacitive barrier, comprising

- at the input end of the capacitive barrier, an input circuit with differential outputs for a first and a second logical output signals, respectively, that are replicas of a transmitted input signal and are complementary to one another,
- a first and a second barriers capacitor for the first and second logical signals, respectively,
- at the output end of the capacitive barrier an output circuit with inputs for a first and second logical input signal, respectively, that are complementary to one another, which output circuit comprises a first and a second voltage comparators,

the isolation interface of the invention with the capacitive barrier being characterized in

that in the input circuit a first and a second integrating units are provided, across which the first logical output signal and the second logical output signal, respectively, passed and by means of whose time constants the slope rates of the edges of the signals or the rising and falling-off times of the signals were adjusted,

and that to an output terminal of the first and the second barrier capacitors on the one hand and to a common potential terminal of the output circuit on the other hand such a first resistor and a second resistors, respectively, are connected,

that the time constant of a first differentiating unit made of the first barrier capacitor and of the first resistor

and the time constant of the second differentiating unit made of the second barrier capacitor and of the second resistor

are shorter than the rising and falling-off times of the logical output signals being the replicas of the transmitted input signal.

The isolation interface of the invention with a capacitive barrier is further characterized in that the first logical input signal and the second logical input signal of the output circuit are conducted directly to a first and a second inputs, respectively, of the first voltage comparator as well as to a second and first inputs, respectively, of the second voltage comparator and that an output of the first voltage comparator and an output of the second voltage comparator are connected to inputs of a flip-flop, whose output is an output of the isolation interface with the capacitive barrier.

The isolation interface of the invention with a capacitive barrier is completed so that an input of the basic isolation interface of the invention with a capacitive barrier is connected to a control input of a pulse-width modulator, to whose second input a constant frequency signal is uninterruptedly conducted and whose output is connected to an input of an auxiliary isolation interface provided for transmission over an auxiliary communication channel, and that the output of the basic isolation interface with the capacitive barrier and an output of the auxiliary isolation interface for the transmission over the auxiliary communication channel are connected to inputs of a decision logical circuit that provides for a correct logical state of the signal transmitted by the basic isolation interface with the capacitive barrier and that an output of the decision logical circuit is the output of the isolation interface with the capacitive barrier.

The completed isolation interface of the invention with a capacitive barrier is further characterized in that individual output end units of the basic isolation interface with the capacitive barrier are turned on or off depending upon the presence of the modulated signal at the output of the auxiliary isolation interface for the transmission over the auxiliary communication channel.

The said technical problem is also solved by a method for transmitting a signal through an isolation interface with a capacitive barrier, the method of the invention being characterized in that in an input circuit of the isolation interface with the capacitive barrier by means of the integration with an appropriate time constant the slope rates of the edges or the rising and falling-off times of signal replicas of the transmitted input signal are adjusted and that the said signal replicas are differentiated in a first differentiating unit and a second differentiating unit, respectively, of the capacitive barrier and that the time constants of the first and the second differentiating units are shorter than the rising and falling-off times of the signal replicas of the transmitted input signal.

The method of the invention for transmitting of signal through the isolation interface with the capacitive barrier is further characterized in that signals of the derivatives generated in the differentiating units of the capacitive barrier are conducted directly to two voltage comparators comprised in an output circuit of the isolation interface with the capacitive barrier.

The completed inventive method for transmitting a signal through the isolation interface with the capacitive barrier is characterized in that, besides transmitting the input signal through a basic isolation interface with the capacitive barrier, there is uninterruptedly performed a transmitting of a constant frequency signal that is pulse-width-modulated by the transmitted input signal, through an auxiliary isolation interface for transmission over an auxiliary communication channel is performed and that, with regard to the modulation of the transmitted pulse-width-modulated signal, the logical state of an output signal transmitted by the isolation interface with the capacitive barrier is adjusted.

The invention will now be disclosed in more detail and numerous advantages achieved will be presented by way of describing an embodiment of an isolation interface with a capacitive barrier and of a method performed by the said interface for transmitting a signal and with reference to the accompanying drawings and graphs representing in

Fig. 3 a schematic presentation of an isolation interface as completed by the invention, wherein to a basic isolation interface of the invention with a capacitive barrier a pulse-width modulator and an auxiliary isolation interface for transmitting a constant frequency signal that is modulated by an input signal are connected in order to transmit the information on the logical state of the transmitted signal;

Fig. 4 the time development of an input signal and the time development of signal replicas of the input signal as obtained by the isolation interface of the invention with a capacitive barrier, the said replicas having in front of a differentiating unit and behind it the edges with the slope rate of 1 V/ns, as well as the time development of an output signal;

Fig. 5 the time development of the same signals as in Fig. 4 with input signal replicas having the slope rate of 12 V/ns.

The basic isolation interface of the invention with a capacitive barrier is represented in a simplified form as a part of the circuit in Fig. 3. It comprises the following units.

- At the input end of the capacitive barrier an input circuit A1 with differential outputs for a first and a second logical output signals U_{1o+} and U_{1o-} , respectively, that are replicas of a transmitted input signal U_i and are complementary to one another. In the input circuit A1 a first integrating unit $(R_1, C_1)^+$ and a second integrating unit $(R_1, C_1)^-$ are provided, across which the first logical output signal U_{1o+} and the second logical output signal U_{1o-} , respectively, have passed. By means of the time

constants of the integrating units (R_1, C_1) \pm the slope rates of the edges of the signals $U_{1o\pm}$ or the rising and falling-off times of the signals $U_{1o\pm}$ are adjusted.

- There follow a first barrier capacitor C_+ and a second barrier capacitor C_- , whereto the first logical signal U_{1o+} and the second logical signal U_{1o-} are conducted and to whose output terminal on the one hand and to a common potential terminal of an output circuit A_2 on the other hand such first resistor R_+ and second resistor R_- , respectively, are connected that the time constant of a first differentiating unit (C_+, R_+) made of the first barrier capacitor C_+ and of the first resistor R_+ , and the time constant of a second differentiating unit (C_-, R_-) made of the second barrier capacitor C_- and of the second resistor R_- , are shorter than the rising and falling-off times of the logical output signals U_{1o+} and U_{1o-} being the replicas of the transmitted input signal U_i . Hence, in the proposed isolation interface for transmitting a digital signal with the frequency up to 100 MHz the time constants of the first and the second differentiating circuits are of the order of magnitude 1 ns or even below. In the first differentiating circuit (C_+, R_+) the signal U_{1o+} is transformed into a signal U_{2i+} and on the second differentiating circuit (C_-, R_-) the signal U_{1o-} is transformed into a signal U_{2i-} . The signals $U_{2i\pm}$ are also complementary to one another.
- At the output end of the capacitive barrier an output circuit A_2 with inputs for a first logical input signal U_{2i+} and a second logical input signal U_{2i-} , respectively, is provided. The output circuit A_2 comprises a first voltage comparator C_{o+} and a second voltage comparator C_{o-} .

The high and the low potential of the supplying voltage source for the input circuit A_1 are $U_{1\pm}$ and for the output circuit A_2 there are $U_{2\pm}$.

According to the invention the time constants of the integrating units (R_1, C_1) \pm are chosen so that the slope rates of the edges of the signals $U_{1o\pm}$ or the rising and

falling-off times of the signals $U_{1o\pm}$ are adjusted in such a way that these times are longer than the time constants of the first and the second differentiating units, respectively, which, however, should be in the order of magnitude of 1 ns or even below.

Namely by controlling the slope rates of the edges of the output signals $U_{1o\pm}$ of the circuit A1, the amplitude and the time duration of the input signals $U_{2i\pm}$ of the circuit A2 are controlled. Out of the signals $U_{1o\pm}$ with lower slope rates of the edges, *e.g.* with the slope rate of 1 V/ns in Fig. 4, lower signals $U_{2i\pm}$ with a longer time duration arise. And the other way round, out of the signals $U_{1o\pm}$ with steeper edges, *e.g.* with the slope rate of 12 V/ns in Fig. 5, higher signals $U_{2i\pm}$ with a short time duration arise.

For the slope rates of 1 V/ns and 12 V/ns of the edges in Fig. 4 and 5, respectively, in the first two windows the time development of the input signal U_i and of the output signals $U_{1o\pm}$ of the circuit A1 and in the last two windows the time development of the input signals $U_{2i\pm}$ of the circuit A2 and of the output signal U_{out} of the circuit A2 are represented. At $t=90$ ns the potential difference between the supplying source of the first circuit A1 and the supplying source of the second circuit A2 started to grow and at $t=150$ ns reached the value of 50 V. The input signals $U_{2i\pm}$ of the circuit A2 (third window) consist of 50 mV pulses with the time duration of 10 ns for the slope rate of 1 V/ns of the edges of the signals $U_{1o\pm}$ (Fig. 4) and of approximately 600 mV pulses with the time duration of 1 ns for the slope rate of 12 V/ns of the edges of the signals $U_{1o\pm}$ (Fig. 5).

In the output circuit A2 the first logical input signal U_{2i+} and the second logical input signal U_{2i-} are conducted directly to a first and a second inputs, respectively, of the first voltage comparator Co^+ as well as to a second and first inputs, respectively, of the second voltage comparator Co^- .

An output of the first voltage comparator C_{0+} and an output of the second voltage comparator C_{0-} are connected to inputs of a flip-flop F. The output of the flip-flop F is at the same time an output of the basic isolation interface of the invention with the capacitive barrier.

As shown above, with regard to the characteristics of the comparators $C_{0\pm}$ and also to the maximum speed of the data transmission as well as to the immunity from fast varying potential difference between the supplying sources of the circuits A1 and A2, the most favourable input signals $U_{2i\pm}$ for the output circuit A2 are generated.

The time constants of the differentiating units (C_+, R_+) and (C_-, R_-), however, are chosen with regard to the maximum variation rate of the potential difference between the voltage supplying sources of the circuits A1 and A2. If this maximum variation rate is $10 \text{ kV}/\mu\text{s}$, the dimensioning of the differentiating units must be such that the said varying potential difference results in direct voltages on the inputs of the circuit A2 lying within the range of values tolerable for this circuit. Namely, the amplitude of the signals $U_{2i\pm}$ depends only on the variation rate of the signals $U_{1o\pm}$ and not on their amplitude.

In the isolation interface of the invention with the capacitive barrier the circuit A2 is never overloaded by input signals $U_{2i\pm}$ since according to the invention their amplitudes and time durations can be altogether exclusively determined by just the rising times and the falling-off times of the signals $U_{1o\pm}$ and by the time constants of the first and the second differentiating units. However, in modern sub-micrometer technologies the signal variation rate is in the region from $1 \text{ V}/\text{ns}$ to $10 \text{ V}/\text{ns}$. The time constants of the differentiating units are strongly shortened and, preferably, they are below 1 nanosecond.

Since the amplitudes of the input signals $U_{2i\pm}$ are adjustable and therefore known, in the circuit A2 no amplifiers in front of the voltage comparators $C_{0\pm}$ are needed. This makes it possible that the pulse width is conserved from the circuit A1 to the circuit A2 extremely accurately, an error being below 0.5 ns, since the complementary signals $U_{2i\pm}$ are received by two equal comparators $C_{0\pm}$, the first one sensing a transition from the state 0 into the state 1 and the second one sensing a transition from the state 1 into the state 0.

By the isolation interface of the invention with the capacitive barrier a digital data transmission up to the frequency of 100 MHz is rendered possible, which represents an improvement of the state of the art for two orders of magnitude.

By the isolation interface of the invention with the capacitive barrier two great problems of the data transmission have been solved:

- the isolation interface of the invention is immune from the fast variation in the order of magnitude of $10 \text{ kV}/\mu\text{s}$ of the potential difference between the supplying voltage sources for the circuits A1 and A2 so that this potential difference variation is reflected on the input signals $U_{2i\pm}$ as a non-disturbing direct voltage contribution below 1 volt;
- just by the form of the mutually opposite in phase output signals $U_{1o\pm}$ of the circuit A1, the form of the input signals $U_{2i\pm}$ of the circuit A2 is determined.

In Fig. 3 the completed isolation interface of the invention with a capacitive barrier is represented, wherein, besides the basic isolation interface (A1, C+, C-, R+, R-, A2) of the invention with a capacitive barrier for fast data transmission over the basic communication channel BCC, also an auxiliary isolation interface for transmission over an auxiliary communication channel (ACC) is comprised. As the auxiliary isolation interface there can be used the described isolation interface (A1, C+, C-, R+,

R-, A2) of the invention with a capacitive barrier or an isolation interface with a lower attainable data transmission rate and therefore having a substantially lower electrical current consumption.

The input of the basic isolation interface (A1, C+, C-, R+, R-, A2) with the capacitive barrier is connected to a control input of a pulse-width modulator PWM, to whose second input a constant frequency signal, *e. g.* from an oscillator O, is uninterruptedly conducted. An output signal of the pulse-width modulator PWM modulated by the input signal U_i to be transmitted is conducted to an input of the auxiliary isolation interface provided for the transmission over the auxiliary communication channel ACC.

At the output of the auxiliary communication channel ACC an auxiliary output signal U_{outa} is uninterruptedly present. In this signal the ratio between the high logical level time duration and the low logical level time duration is not constant. If the input signal U_i is in the high logical level, the output signal U_{outa} , for example, has the high logical level in a longer period portion and the low logical level in a shorter period portion and the situation is reversed if the input signal U_i is in the low logical level. The always present data on the ratio between the durations of the high and the low logical levels of the constant frequency pulse-width-modulated signal U_{outa} represents an information on the logical state of the signal U_i at the input of the emitting part of the completed isolation interface with the capacitive barrier.

In this way the emitting part of the isolation interface conveys important additional information to the receiving part on the other side of the isolation barrier. Namely, the data receiving part, which is the main electrical current consumer in the receiving circuit, can be turned off when the emitting part is not active, or the input of the receiving part is readjusted by means of the said information when the input signal U_i has not changed for a longer time, from 1 μ s to 100 μ s, or immediately after turning

on the receiving part sets the right logical state of its own signal or initializes the output signal of the receiving part as soon as it has determined the logical state of the input signal U_i of the emitting part. Hence, to adjust the right logical state of the output signal in the receiving part of the completed isolation interface with the capacitive barrier it is not necessary to wait for the first change of the signal from the emitting part.

To this end the output of the basic isolation interface ($A_1, C+, C-, R+, R-, A_2$) with the capacitive barrier and the output of the auxiliary isolation interface for transmission over the auxiliary communication channel ACC are connected to inputs of a decision logical circuit DLC that provides for a correct logical state of the signal transmitted. The output of the decision logical circuit DLC is the output of the isolation interface with the capacitive barrier.